ABSTRACT (This paper i s intended f o r the Communication
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Northeastern University Boston, Massachusetts moPsIs The concept of iterated codes has been under discussion for more than a decadeel It was pointed aut by Slepian* that the generator matrix of an iterated code can be expressed as the tensor product of the (two) generator matrices of i t s component codes. Becently the idea of an error-locating code3 has been developed and its parity-check mtrix was t o be the tensor product of the parity-check matrices of its component codes. $ 5 9 A t t h e sane t i m e , Tang7 has proposed a single encoder which may be used t o encode dual, cyclic codes (thereby providing two encoder modes of different redundancy). These ideas have been drawn upon t o develop an eight mode encoder whose code words are of constant trord block length and offer eight levels of redundancy. This coding technique i s particularly suitable for channels w2th v m n g characteristics due t o such factors as weather conditions, interference from adjacent channels varying transmission tiis tance (especially fn the case of space commmicationsj, etc.
product code into the implementation of i t s camponent codes, and (2) t o present a single encoder which w l l l encode information according t o any of eight dual product codes, and t6ereby yielding a wide range of error-control capabilities providedthe coinponent codes are cyclic. 
Switch
With the exception of the input mtput connections and switch timing, the encoders of Fig. 1 and 2 are s e e n t o be identical. exploited t o encode dual cyclic codes by a single encoder.7
It i s t h i s fact which i s
Iterated Codes codes.8 Here we i l l u s t r a t e only the encoding circuits f o r the product codes whichmay be easily converted f r o m one code t o the other. concept o f t h e encoder i s t o consider the tensor product as gating the second camponent code by the first one. component matrices, G1 and G2, of (nl, kl) sad (np, k2) codes, respectively:
&ere axe several ways t o implement the iterated codes and error-locating
The fundamental kt the generator matrix Gg of an iterated code be the product of two
. into the sub-encoder f o r the second component code.
Hence the encoder f o r the iterated code follows
The information i n groups of % d i g i t s each i s fed sequentially
The sub-encoder may be designed according t o either Fig. 1 or Fig. 2 as desired.
Every subblock of % d i g i t s of the output of the sub-encoder i s fed into
However, one configuration will a l w a y s require fewer delay elements and modulo two adders.
a buffer storage, f o r a total of kL subblocks. elements i n the columns of the first component code generator matrix
nl, nl-l, n1-2,...,1.
fromthe buffer storage. the checking digits.
The gates are controlled by the akli (l))T and the order of i i s frm right t o l e f t , Le., Each value of i controls the gating of a group of 9 d i g i t s
The outputs of the gates are summed, modulo two, t o form Also, it should be noted that the encoder of Fig. 3 can ,.
Error-Locat ing Codes those of' two bomponent codes, El and %:
L e t the parity-check mtrix of an error-locating code be the product of converted t o a sub-check-digit-calculator by altering the input/crU-t;put connections as sham i n Fig. 5 and the accumulating adder i s a c t u a l l y t h e buffer storage with a single feedback loop. Hence by the addition of judiciously placed gates or switches we may a l t e r the encoder t o perform any one of eight encoding functions, consisting of four iterated codes and fora error-locating codes.
The cambination poses -no. difFficulty because the sub-encoder may be 
H1
) and the Hamming (7,k) single error-correcting code (with generator matrix G2 and pasity-check matrix H2)-are given i n Table 1 . being constructed using the ideas presented here.
The eight r e s d t a n t codes and t h e i r 'capabilities A n eight mode encoder/decoder has been designed and i s ' A n error analysis using the encoder in a b i n q symmetric channel has also been performed whtch indicates how the encoder shcnitd be used w i t h and without feedbkk chmnels.
In, summation, the important advantages of t h i s encoder are:
(I) The encoder may be easily switched through any one' of eight ' modes, four of these being iterated codes (typically high redmdancy codes) and faur being the error-locating codes (typically low redundancy) .
(2) The code word block length remains constant through a wide range of code redundancies for ease of synchmnization and possibly decoding.
The encoder may be used t o form the basis for an adaptive coding system, Le., low redundancy codes may be used i n l o w signal-to-noise environments, and conversely.
The encoder scheme i s optimal i n the sense that no additional clock periods are r e p i r e d t o generate a code word, e.g,, a, (105,16) tensor product code requires lo5 clock periods and no more. with no more than t errors i n each.
